IEEE HOME ! SEARCH IEEE ! SHOP ! WEB ACCOUNT ! CONTACT IEEE



Publications/Services Standards Conferences Careers/Jobs

Welcome United States Patent and Trademark Office



Quick Links Search R FAQ Terms IEEE Peer Review Help Welcome to IEEE Xplore® Your search matched 52 of 1138071 documents. C Home A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in What Can Descending order. I Access? C- Log-out Refine This Search: Tables of Contents You may refine your search by editing the current search expression or entering a new one in the text box. ()- Journals Search configuration memory & Magazines Conference ☐ Check to search within this result set **Proceedings** Standards **Results Key:** JNL = Journal or Magazine CNF = Conference STD = Standard Search O- By Author 1 Evaluating the effects of SEUs affecting the configuration memory of an O- Basic **SRAM-based FPGA** O- Advanced Bellato, M.; Bernardi, P.; Bortolato, D.; Candelori, A.; Ceschia, M.; Paccagnella, A., CrossRef Rebaudengo, M.; Reorda, M.S.; Violante, M.; Zambolin, P.; Design, Automation and Test in Europe Conference and Exhibition, 2004. Member Services Proceedings, Volume: 1, 16-20 Feb. 2004 Pages: 584 - 589 Vol.1 O- Join IEEE Establish IEEE [Abstract] [PDF Full-Text (262 KB)] **IEEE CNF** Web Account ()- Access the 2 Configurable memory organisation for communication applications **IEEE Member** Soininen, J.-P.; Pelkonen, A.; Roivainen, J.; Digital Library Digital System Design, 2002. Proceedings. Euromicro Symposium on , 4-6 Sept. 2002 Pages:86 - 93 ()- Access the IEEE Enterprise [PDF Full-Text (1677 KB)] [Abstract] **IEEE CNF** File Cabinet 3 Ion beam testing of ALTERA APEX FPGAs Print Format Ceschia, M.; Bellato, M.; Paccagnella, A.; Kaminski, A.; Radiation Effects Data Workshop, 2002 IEEE, 15-19 July 2002 Pages:45 - 50

4 An SRAM-programmable field-configurable memory

Ngai, T.; Rose, J.; Wilton, S.J.E.;

Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995, 1-4 May 1995

IEEE CNF

Pages: 499 - 502

[Abstract]

[Abstract] [PDF Full-Text (328 KB)]

[PDF Full-Text (392 KB)]

5 `Configurable array logic technology at the chip and board level' Kean, T.A.;

User-Configurable Logic - Technology and Applications, IEE Colloquium on , 1 Mar 1991

Pages:3/1 - 3/3

[Abstract] [PDF Full-Text (80 KB)] IEE CNF

6 Identification and classification of single-event upsets in the configuration memory of SRAM-based FPGAs

Ceschia, M.; Violante, M.; Reorda, M.S.; Paccagnella, A.; Bernardi, P.; Rebaudengo, M.; Bortolato, D.; Bellato, M.; Zambolin, P.; Candelori, A.;

Nuclear Science, IEEE Transactions on , Volume: 50 , Issue: 6 , Dec. 2003 Pages: 2088 - 2094

rages.2000 - 2094

[Abstract] [PDF Full-Text (315 KB)] IEEE JNL

Supply and substrate noise tolerance using dynamic tracking clusters in configurable memory designs

Meng-Fan Chang; Kuei-Ann Wen; Ding-Ming Kwai;

Quality Electronic Design, 2004. Proceedings. 5th International Symposium on , 2004

Pages:297 - 302

[Abstract] [PDF Full-Text (247 KB)] IEEE CNF

8 A 20ns CMOS functionable gate array with a configurable memory

Sano, T.; Matsukuma, S.; Hashimoto, K.; Ohuchi, Y.; Kudo, O.; Yamamoto, H.; Solid-State Circuits Conference. Digest of Technical Papers. 1983 IEEE International, Volume: XXVI, Feb 1983

Pages:146 - 147

[Abstract] [PDF Full-Text (560 KB)] IEEE CNF

9 Ferroelectric memory based secure dynamically programmable gate array

Masui, S.; Ninomiya, T.; Oura, M.; Yokozeki, W.; Mukaida, K.; Kawashima, S.; VLSI Circuits Digest of Technical Papers, 2002. Symposium on , 13-15 June 2002 Pages: 200 - 203

[Abstract] [PDF Full-Text (419 KB)] IEEE CNF

10 An 8 ns BiCMOS 1 Mb ECL SRAM with a configurable memory array size

Tran, H.; Fung, K.; Bell, D.; Chapman, R.; Harward, M.; Suzuki, T.; Havemann, R. Eklund, R.; Fleck, R.; Le, D.; Wei, C.; Iyengar, N.; Rodder, M.; Haken, R.; Scott, D.;

Solid-State Circuits Conference, 1989. Digest of Technical Papers. 36th ISSCC., 1989 IEEE International , 15-17 Feb. 1989
Pages:36 - 37, 283

[Abstract] [PDF Full-Text (228 KB)] IEEE CNF

11 A ferroelectric memory-based secure dynamically programmable gate array

Masui, S.; Ninomiya, T.; Oura, M.; Yokozeki, W.; Mukaida, K.; Kawashima, S.; Solid-State Circuits, IEEE Journal of , Volume: 38 , Issue: 5 , May 2003 Pages:715 - 725

[Abstract] [PDF Full-Text (1441 KB)] IEEE JNL

12 Radiation effects on current field programmable technologies

Katz, R.; LaBel, K.; Wang, J.J.; Cronquist, B.; Koga, R.; Penzin, S.; Swift, G.; Nuclear Science, IEEE Transactions on , Volume: 44 , Issue: 6 , Dec. 1997 Pages: 1945 - 1956

[Abstract] [PDF Full-Text (1568 KB)] IEEE JNL

13 Testing for the programming circuit of LUT-based FPGAs

Michinishi, H.; Yokohira, T.; Okamoto, T.; Inoue, T.; Fujiwara, H.; Test Symposium, 1997. (ATS '97) Proceedings., Sixth Asian, 17-19 Nov. 1997 Pages: 242 - 247

[Abstract] [PDF Full-Text (528 KB)] IEEE CNF

14 Analyzing SEU effects is SRAM-based FPGAsb

Violante, M.; Ceschia, M.; Sonza Reorda, M.; Paccagnella, A.; Bernardi, P.; Rebaudengo, M.; Bortolato, D.; Bellato, M.; Zambolin, P.; Candelori, A.; On-Line Testing Symposium, 2003. IOLTS 2003. 9th IEEE, 7-9 July 2003 Pages:119 - 123

[Abstract] [PDF Full-Text (325 KB)] IEEE CNF

15 Ion beam testing of SRAM-based FPGA's

Bellato, M.; Ceschia, M.; Menichelli, M.; Papi, A.; Wyss, J.; Paccagnella, A.; Radiation and Its Effects on Components and Systems, 2001. 6th European Conference on , 10-14 Sept. 2001 Pages:474 - 480

[Abstract] [PDF Full-Text (456 KB)] IEEE CNF

1 2 3 4 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help |
FAQ | Terms | Back to Top

Copyright © 2004 IEEE - All rights reserved